



# Chief River Block Diagram

01




POWER SYSTEM		
Charger	(ISL88731C)	P40
System 5V/3V	(TPS51123A)	P41
DDR1.5V	(TPS51216)	P42
VTT	(RT8240BGQW)	P43
+VCCSA	(TI51461)	P44
+VCORE+VGFX	(ISL95836)	P45
+1.8V	(G966A)	P46
AMD_GPU	(ISL95870A)	P47




POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0

## Ivy Bridge Processor (DMI,PEG,FDI) CPU/VGA


## Ivy Bridge Processor (CLK,MISC,JTAG) CPU




## FDI Disabling (Discrete Only) OE




## DP &amp; PEG Compensation CPU




## Processor pull-up CPU




## Level Shift CPU




## Thermal Trip &amp; Process HOT CPU Intel Turbo mode only CPU




## FAN Control--&gt;For one FAN solution THC





## CPU Thermal sensor / MB Local TEMP






## THP/UGA/VGA



## 04








## Processor Strapping CPU/VGA

The CFG signals have a default value of "1" if not terminated on the board.


Pin Name	Configuration
CFG2 (PEG Static Lane Reversal --> 16 Lane)	1=Normal Operation 0=Lane Reversed
CFG3 (Reserved)	
CFG4 (DP Presence Strap)	1=Disable; No physical DP attached to eDP 0=Enable; An ext DP device is connected to eDP
CFG5 CFG6 (PCIe Bifurcation)	00=x8,x4,x4 - Device 1 function 1 and 2 enable 01=Reserved - (Device 1 function 1 disable ; function 2 enable) 10=x8,x8 -Device 1 function 1 enable ; function 2 enable 11=(Default) x16 -Device 1 function 1 and 2 disable
CFG7 (PEG Defer Training)	1=PEG train immediately following xxRESETB de assertion 0=PEG wait for BIOS training

## DDR3 VREF DQ (M3) S3P




## Cougar Point (DMI, FDI, PM) CLG

U2000C




## Cougar Point (LVDS, DDI) CLG/CRU/LDU

U2000D




L_DDC_DATA	1 -- LVDS ENABLE
	0 -- LVDS DISABLE
SDVO_CTRLDATA	1 -- PORT B Detected
	0 -- PORT B Disable
<b>CRT IMPEDANCE MATCHING</b>	
<b>CRU</b>	
R2009 $\text{CRT@150F}_4$ INT_CRT_BLU R2010 $\text{CRT@150F}_4$ INT_CRT_GRN R2011 $\text{CRT@150F}_4$ INT_CRT_RED	

## PCH Pull-high/low




## System PWR\_OK

## CLG



## Deep Sx CLG




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff








## Cougar Point (GPIO,VSS\_NCTF,RSVD) CLG



## BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap



Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID12	ID13	ID14
HM75 HM76	H L											
UMA SKU VGA SKU		H L										
W/O 3G W/ 3G			H L									
HuronRiver ChiefRiver				H L								
13" 14"					H L							
W/ CEC W/O CEC						H L						
W/ G-sensor W/O G-sensor							H L					
W/ HDMI W/O HDMI								H L				
Capetown Luxor									H L			
Only VGA FX mode										H L		
W/ CRT W/O CRT											H L	
HM75 76 HM70												H L




ID_Detect	default
Metal/IMR	H
TEXTURE	L

Description	ID9	ID10	ID11
NU3@/NSC@/NUR@	L	L	L
NU3@/NSC@/UR@	L	L	H
U3@/NSC@/UR@	H	L	H
NU3@/SC@/UR@	L	H	H
U3@/SC@/UR@	H	H	H

U3@ S&C@ UR@  
NU3@ NS&C@ NUR@







Quanta Computer Inc.

PROJECT : Chief River

Size	Document Number	Rev
	Cougar Point 6/6	A1A
Date:	Wednesday, February 01, 2012	Sheet 12 of 46

**Quanta Computer Inc.**


PROJECT : Chief River

**DDR3 DIMM-0**

Sheet 13 of 48


A1A

## H=4 (Rev)




2-2013287-1







SMBUS power plane isolate





DAC Power









DDR3 Memory TYPE				Size			Vendor	
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP4 DVPDATA_4	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63DFR-11C (64M*16)	AKDSLZWTW02 * 4	512MB	0	0	0	0	0
		AKDSLZWTW02 * 8	1GB	0	0	1	0	0
	H5TQ2G63BFR-11C (128M*16)	AKD5MGWWTW00 * 4	1GB	0	1	0	0	0
		AKD5MGWWTW00 * 8	2GB	0	1	1	0	0
	H5TQ4G***** (256M*16)	AK***** * 8	4GB	1	0	0	0	0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	0	1
		AKD5EGGT500 * 8	1GB	0	0	1	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 4	1GB	0	1	0	0	1
		AKD5MGWT500 * 8	2GB	0	1	1	0	1
	K4W4G***** (256M*16)	AK***** * 8	4GB	1	0	0	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	0	1	0
		AKD5EZWT700 * 8	1GB	0	0	1	1	0
	23EY4187MC11 (128M*16)	AKD5DZWT700 * 4	1GB	0	1	0	1	0
		AKD5DZWT700 * 8	2GB	0	1	1	1	0
	23EY***** (256M*16)	AK***** * 8	4GB	1	0	0	1	0

512@ &amp; Hyn@

1G8@ &amp; Hyn@

1G4@ &amp; Hyn@

2G@ &amp; Hyn@

4G@ &amp; Hyn@

512@ &amp; Sam@

1G8@ &amp; Sam@

1G4@ &amp; Sam@

2G@ &amp; Sam@

4G@ &amp; Sam@

512@ &amp; AMD@

1G8@ &amp; AMD@

1G4@ &amp; AMD@


2G@ &amp; AMD@


4G@ &amp; AMD@


CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				MB Default Setting(IC internal PD)	
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS		
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	1	
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	1	
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1	
BIF_GEN0_EN_A	PS_1[1]	GPIO2	PCIe Gen0 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN0 not supported at power-on 1: GEN0 supported at power-on	0	
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0	
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select  If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25L1512 (Chingis) 101 - 1Mbit Pm25L010 (Chingis)	xxx	
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	0	
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX	
CEC_DIS	PS_0[4]	GENL_K_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	0	
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENL_K_CLK GPIO8 GPIO21 GENERIC0	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET	0 0 0 0	
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	xxx	


## System Memory Aperture size





GPIO22 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1






















## S3 power Reduction (SM\_DRAMRST#) S3P/NS3P/CPU




## S3 power Reduction (SM\_DRAMPWROK) S3P/NS3P/CPU




## For S3 power Reduction Sequence S3P/NS3P/CPU






## S3 power Reduction (CPU Power) S3P/NS3P/CPU




## For S3 power Reduction VTT discharge S3P/NS3P/CPU




## HDMI Conn HDM/HMU/HMV




## HDMI-HPD HDM/HMU/HMV




HDMI LEVEL SHIFT	HDM/HMU/HMV
------------------------	-------------




## HDMI-SMBus HDM/HMU/HMV




HDMI CEC	CEC
<p>1. <b>CEC 1.4</b></p> <p>2. <b>CEC 1.3</b></p> <p>3. <b>CEC 1.2</b></p> <p>4. <b>CEC 1.1</b></p> <p>5. <b>CEC 1.0</b></p> <p>6. <b>CEC 0.9</b></p> <p>7. <b>CEC 0.8</b></p> <p>8. <b>CEC 0.7</b></p> <p>9. <b>CEC 0.6</b></p> <p>10. <b>CEC 0.5</b></p> <p>11. <b>CEC 0.4</b></p> <p>12. <b>CEC 0.3</b></p> <p>13. <b>CEC 0.2</b></p> <p>14. <b>CEC 0.1</b></p>	<p>1. <b>CEC 1.4</b></p> <p>2. <b>CEC 1.3</b></p> <p>3. <b>CEC 1.2</b></p> <p>4. <b>CEC 1.1</b></p> <p>5. <b>CEC 1.0</b></p> <p>6. <b>CEC 0.9</b></p> <p>7. <b>CEC 0.8</b></p> <p>8. <b>CEC 0.7</b></p> <p>9. <b>CEC 0.6</b></p> <p>10. <b>CEC 0.5</b></p> <p>11. <b>CEC 0.4</b></p> <p>12. <b>CEC 0.3</b></p> <p>13. <b>CEC 0.2</b></p> <p>14. <b>CEC 0.1</b></p>




## CEC HotPlug CEC




CEC Output	CEC
------------	-----






CEC Input	CEC
-----------	-----





CEC SMBus  
Level Shift







## CRT CRT/CRU/CRV






LCD Panel Module <LDS>





## CCD CCD







MINI MNG  
Card  
Slot#2-3G







PPWRCTL	VBus controllable, internal pull down
0	VBus is not controlled by FL1009
1	VBus is controlled by FL1009





14617			
CB0	CB1	CB2	Status
X	X	1	Force Apple 2A Charger Mode
0	0	0	Autodetection charger mode
0	1	0	Force-Dedicated Charger Mode
1	0	0	USB Pass-Through Mode(USB) Connect DP/DM to TDP/TDM
1	1	0	USB Pass-Through Mode with CDP Emulation.Auto connect DP/DM to TDP/TDM depending on CDP status




USB CONNECT  
LEFT1(ULU)

&lt;U3B/USB&gt;


USB 3.0  
Rdriver IC

&lt;U3B&gt;




B2A

USB3.0 re-driver IC





D3A




D3A

Control pins setting			
EN_RXD	Device function	CM	Device function
1(default)	Normal Operation	0(default)	Normal Operation
0	Sleep Mode	1	Compliance Test Mode

USB CONNECT  
LEFT2(ULD)

ULD





D3A



SATA  
HDD



HDD



SATA ODD &lt;ODD&gt;

ODD Zero power .  
(Only for Intel)




&lt;OZP&gt;




Quanta Computer Inc.

PROJECT : Chief River






Card Reader (AU6437B53-GDL-GR) <MMC>




2 IN 1 Card Reader <MMC>






SDWPEN (SD write protect enable)  
1 : decided by SDWP(default)  
0 : SD always write-able

NBMD (Power saving mode enable)  
1 : enable (default)  
0 : disable

XTALSEL (Clock input selection)  
1 : 48MHz input (default)  
0 : 12MHz input


**Quanta Computer Inc.**  
**PROJECT : Chief River**

Size	Document Number	Rev
	Card Reader(AU6437)	A1A
Date:	Wednesday, February 01, 2012	Sheet 36 of 48




MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3
13" UMA	0	0	0
13" DIS	0	0	1
14" Capetown UMA	0	1	0
14" Capetown DIS	0	1	1
14" Luxor UMA	1	0	0
14" Luxor DIS	1	0	1

**SM BUS <KBC>**




SMBUS Devices	Address
1 Battery(A)	
2 PCH(S5)	
3 G-sensor(S0)	
4 CPU Thermal(A)	98H
5 IDROM(A)	
6 VGA Thermal(A or S0)	98H
7 CEC(A)	
8 MMB(A)	


**TP <KBC>**




**INTERNAL KEYBOARD STRIP SET <KBC>**




**SPI FLASH <KBC>**




**HWPG circuit <KBC>**




INT KeyBoard <KBC>




TP board <TPD>




Power board w LED <PSW>




HOLE




TP board <TPD>




LED LED  
BATTERY



POWER LED




RF LED LED




ESD Protect LED


FOR BATTERY LED






FOR W-LAN LED




FOR Power LED



EMI EMI




# P1








Be careful to this two net name.




**Quanta Computer Inc.**

**PROJECT : Chief River**

Size	Document Number	Rev
	DDR1.5V	A1A
Date:	Wednesday, February 01, 2012	Sheet 42 of 48



# P5




OCP : 8.12A  
(Peak 6.000A ,AVG 4.200A)  
Total capacitor : 66uF  
ESR :  
f : 300k Hz

VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.9V
0	1	*0.8V
0	1	*0.85V
1	0	0.725V
1	1	0.675V

\*0.8V FOR SV TYPE  
\*0.85V FOR LV/ULV TYPE


R	+VCCSA
OPEN	*0.8V
33K	*0.85V





**Quanta Computer Inc.**

**PROJECT : Chief River**

Size	Document Number	Rev
	<b>+VCCSA(TI51461)</b>	A1A
Date:	Wednesday, February 01, 2012	Sheet 44 of 48



# P7




**Quanta Computer Inc.**

**PROJECT :Chief River**

Size	Document Number <b>+1.8V/Discharge</b>	Rev A1A
Date:	Wednesday, February 01, 2012	Sheet 46 of 48

+VGPU\_CORE  
Fs=300K  
TDC : 20.5A  
Imax :30A  
OCP :36A




## Seymour XT

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.9V
1	0	1V
0	1	1.05V
0	0	1.15V

## Thames XT

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.875V
1	0	0.9V
0	1	1V
0	0	1V

	Seymour XT	Thames XT
R1	68.1K	18.7K
R2	31.6K	66.5K
R3	590K	590K
R4	332K	71.5K
R5	2.49K	2.32K
R6	2.49K	2.32K



**Quanta Computer Inc.**  
**PROJECT :Chief River**

Size	Document Number	Rev
	GPU Core ( ISL62881C)	A1A

Date: Wednesday, February 01, 2012 Sheet 47 of 48





Model		REV	CHANGE LIST				MODEL			TE5	
							PAGE	FROM	To		
BY3/BY4	1A	PAGE 8: Dual SPI ROM circuit modify for Win8. PAGE 8: C2010 change value to 15P/C2013 change value to 12P. PAGE 9: SMBUS/CLK REQ pin PU/PD resister pallerel resister to single resister. PAGE 10: R2185 change power to +3V. PAGE 10: R2160 MB_ID9 change to GPIO34. PAGE 16/28: d-GPU CRT Port change from Port6 to Port3. PAGE 17: C5045/C5049 change to 22P. PAGE 25: Del PX Mode PERST#_BUF double drawing. PAGE 30: C5345/C5348 change value to 22P. PAGE 31: Add RN12/RN13 CHOCK for EMI test.. PAGE 32: Add RN11/RN6 CHOCK for EMI test.. PAGE 34: Stuff C5438/C5439/C5440/C5441 for EMI test. PAGE 35: Reserve LAN power circuit. PAGE 36: r9781/r9774/r9776/r9777/r9779/r9733 to 33ohm for EMI test. PAGE 37: Reserve GPIO for USB3.0 Power enable/LAN power/Inform VGA power status. PAGE 39: LED3 change to single white color for PRD1.0 PAGE 39: Add C2136/C2137/C2138/C2118/C2129/C2135/C2142/C2144/C2143/C2139/C2140/C2141 for EMI test.				1	1A				
						2	1A				
						3	1A				
						4	1A				
						5	1A				
						6	1A				
						7	1A				
						8	1A				
						9	1A				
						10	1A				
						11	1A				
						12	1A				
						13	1A				
						14	1A				
						15	1A				
						16	1A				
						17	1A				
						18	1A				
						19	1A				
						20	1A				
						21	1A				
						22	1A				
						23	1A				
						24	1A				
						25	1A				
						26	1A				
						27	1A				
						28	1A				
						29	1A				
						30	1A				
DOC NO. 204		PROJECT MODEL :		BY3,BY4		APPROVED BY:		DATE:		<div><div><div></div></div><div>Quanta Computer Inc.</div></div> <div>PROJECT : BY3,BY4</div> <div>Change list</div> <div>Size Document Number Date: Wednesday, February 01, 2012 Sheet 49 of 49 Rev 1A</div>	
		PART NUMBER:				DRAWING BY:		REVISION:			